

**AMENDMENTS TO THE CLAIMS**

This listing of claims replaces all prior listing of claims in this application.

Claims 1-31 (Canceled).

32. (Currently amended) A method of forming a capacitor in a semiconductor device, said method comprising:

forming a bottom conducting layer, wherein said bottom conducting layer forms a bottom electrode;

forming a dielectric layer over the bottom conducting layer, and annealing said dielectric layer with a first anneal process;

forming a top electrode ~~that consists of a single~~ with a top conducting layer over the annealed dielectric layer; and

annealing the ~~single top conducting layer of the~~ top electrode with a second anneal process using an oxidizing gas anneal, said oxidizing gas anneal performed between 10 seconds to about 30 minutes.

33. (Original) A method of forming a capacitor of claim 32, wherein said capacitor is formed over a conductive plug, said method further comprising depositing an oxygen barrier over said conductive plug prior to forming the bottom conducting layer.

34. (Original) A method of forming a capacitor of claim 32, said method further comprising: annealing the dielectric layer after it is formed.

35. (Original) A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a material selected from the noble metal group.

36. (Original) A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a metal.

37. (Original) A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a metal alloy.

38. (Original) A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a conducting metal oxide.

39. (Original) A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a metal nitride.

40. (Original) A method of forming a capacitor of claim 32, wherein said bottom conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide ( $\text{RuO}_2$ ), Rhodium Oxide ( $\text{RhO}_2$ ), Chromium Oxide ( $\text{CrO}_2$ ), Molybdenum Oxide ( $\text{MoO}_2$ ), Rhemium Oxide ( $\text{ReO}_3$ ), Iridium Oxide ( $\text{IrO}_2$ ), Titanium Oxides ( $\text{TiO}_1$  or  $\text{TiO}_2$ ), Vanadium Oxides ( $\text{VO}_1$  or  $\text{VO}_2$ ), Niobium Oxides ( $\text{NbO}_1$  or  $\text{NbO}_2$ ), and Tungsten Nitride ( $\text{WN}_x$ , WN or  $\text{W}_2\text{N}$ ).

41. (Original) A method of forming a capacitor of claim 40, wherein said bottom conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), and Tungsten Nitride ( $\text{WN}_x$ , WN or  $\text{W}_2\text{N}$ ).

42. (Original) A method of forming a capacitor of claim 32, wherein said dielectric layer is a dielectric metal oxide layer.

43. (Original) A method of forming a capacitor of claim 32, wherein said dielectric layer has a dielectric constant between 7 and 300.

44. (Original) A method of forming a capacitor of claim 32, wherein said dielectric layer is formed of a material selected from the group consisting of: Tantalum Oxide, Tantalum Pentoxide ( $\text{Ta}_2\text{O}_5$ ), Barium Strontium Titanate (BST), Aluminum Oxide ( $\text{Al}_2\text{O}_3$ ), Zirconium Oxide ( $\text{ZrO}_2$ ), Praseodymium Oxide ( $\text{PrO}_2$ ), Tungsten Oxide ( $\text{WO}_3$ ), Niobium Pentoxide ( $\text{Nb}_2\text{O}_5$ ), Strontium Bismuth Tantalate (SBT), Hafnium Oxide ( $\text{HfO}_2$ ), Hafnium Silicate, Lanthanum Oxide ( $\text{La}_2\text{O}_3$ ), Yttrium Oxide ( $\text{Y}_2\text{O}_3$ ), and Zirconium Silicate.

45. (Original) A method of forming a capacitor of claim 44, wherein said dielectric layer is formed of a material selected from the group consisting of: Tantalum Oxide, Tantalum Pentoxide ( $\text{Ta}_2\text{O}_5$ ), Barium Strontium Titanate (BST), Strontium Bismuth Tantalate (BST), Aluminum Oxide ( $\text{Al}_2\text{O}_3$ ), Zirconium Oxide ( $\text{ZrO}_2$ ) and Hafnium Oxide ( $\text{HfO}_2$ ).

46. (Original) A method of forming a capacitor of claim 45, wherein said dielectric layer is Tantalum Oxide and is crystalline or amorphous material.

47. (Previously presented) A method of forming a capacitor of claim 45, wherein said dielectric layer is an amorphous dielectric layer which is heated to a temperature above 200 degrees Celsius to change said dielectric layer from an amorphous material to a crystalline material.

48. (Original) A method of forming a capacitor of claim 32, wherein said top conducting layer is formed of a material selected from the noble metal group.

49. (Original) A method of forming a capacitor of claim 32, wherein said top conducting layer is formed of a non-oxidizing metal permeable to oxygen.

50. (Original) A method of forming a capacitor of claim 32, wherein said top conducting layer is formed of a conducting metal oxide.

51. (Original) A method of forming a capacitor of claim 32, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), Platinum Iridium (PtIr), Ruthenium, Ruthenium Oxide ( $\text{RuO}_2$ ), Rhodium Oxide ( $\text{RhO}_2$ ), Chromium Oxide ( $\text{CrO}_2$ ), Molybdenum Oxide ( $\text{MoO}_2$ ), Rhemium Oxide ( $\text{ReO}_3$ ), Iridium Oxide ( $\text{IrO}_2$ ), Titanium Oxides ( $\text{TiO}_1$  or  $\text{TiO}_2$ ), Vanadium Oxides ( $\text{VO}_1$  or  $\text{VO}_2$ ), and Niobium Oxides ( $\text{NbO}_1$  or  $\text{NbO}_2$ ).

52. (Original) A method of forming a capacitor of claim 51, wherein said top conducting layer is formed of a material selected from the group consisting of: Platinum (Pt), Platinum Rhodium (PtRh), and Platinum Iridium (PtIr).

53. (Original) A method of forming a capacitor of claim 32, wherein said bottom and top conducting layers are formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Indium (PtIr) and said dielectric layer is a layer of Tantalum Oxide.

54. (Original) A method of forming a capacitor of claim 32, wherein said bottom and top conducting layers are formed of a material selected from the group consisting of: Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and said

dielectric layer is a layer of Barium Strontium Titanate (BST) or Strontium Bismuth Tantalate (SBT).

55. (Currently amended) A method of forming a capacitor of claim 32, wherein said top conducting layers are formed of a material selected from the group consisting of [[:]] Platinum, Platinum Rhodium (PtRh), or Platinum Iridium (PtIr) and, said bottom conducting layer is a layer of Tungsten Nitride (WN<sub>x</sub>, WN or W<sub>2</sub>N) layer and, said dielectric layer is a layer of Aluminum Oxide (Al<sub>2</sub>O<sub>3</sub>).

56. (Canceled).

57. (Previously presented) A method of forming a capacitor of claim 32, wherein said annealing is performed with a material selected from the group consisting of: Oxygen (O<sub>2</sub>), Ozone (O<sub>3</sub>), Nitrous Oxide (N<sub>2</sub>O), Nitric Oxide (NO), and water vapor (H<sub>2</sub>O).

58. (Original) A method of forming a capacitor of claim 57, wherein said annealing is performed with a gas mixture containing at least one element selected from the group consisting: Oxygen (O<sub>2</sub>), Ozone (O<sub>3</sub>), Nitrous Oxide (N<sub>2</sub>O), Nitric Oxide (NO), and water vapor (H<sub>2</sub>O).

59. (Previously presented) A method of forming a capacitor of claim 32, wherein said annealing is a plasma enhanced annealing.

60. (Original) A method of forming a capacitor of claim 59, wherein said annealing is a remote plasma enhanced annealing.

61. (Previously presented) A method of forming a capacitor of claim 32, wherein said annealing is an ultraviolet light enhanced annealing.

62. (Original) A method of forming a capacitor of claim 32, wherein said annealing is performed at a temperature between 300 and 800 degrees Celsius.

63. (Original) A method of forming a capacitor of claim 62, wherein said annealing is performed at a temperature between 400 and 750 degrees Celsius.

64. (Original) A method of forming a capacitor of claim 32, wherein said annealing is performed at a pressure between 1 and 760 torr.

65. (Original) A method of forming a capacitor of claim 64, wherein said annealing is performed at a pressure between 2 and 660 torr.

Claims 66-67 (Canceled).

68. (Currently amended) A method of forming a capacitor of claim 32, wherein said annealing is performed in the presence of an oxygen ~~[[as]]~~ gas with a ~~[[gas]]~~ flow rate between 0.01 and 10 liters per second.

Claims 69-96 (Canceled).

97. (Currently amended) A method of forming a capacitor in a semiconductor device, said method comprising:

forming a ~~bottom conducting layer, wherein said bottom conducting layer is~~  
a bottom electrode;

forming a dielectric layer over the bottom electrode;

forming a top electrode over said dielectric layer, ~~said top electrode~~  
~~comprising a bottom and a top conducting layer; and~~

annealing said ~~top conducting layer of said~~ top electrode with an oxidizing gas anneal at a temperature greater than 400°C.

98. (New) A method of forming a capacitor in a semiconductor device, said method comprising:

forming a bottom electrode;

forming a dielectric layer over the bottom electrode;

annealing the dielectric layer with a first oxidizing gas anneal for about 10 seconds to about 60 minutes, at a temperature from about 300 to about 800°C, and from about 1 to about 760 Torr;

forming a top electrode over said annealed dielectric layer; and

annealing said top electrode with a second oxidizing gas anneal for about 10 seconds to about 60 minutes, at a temperature from about 300 to about 800°C, and from about 1 to about 760 Torr.